## FEATURES

3.3 V Mono Audio ADC System
with 1.8 V Digital Interfaces and Circuitry
Multi-Bit Sigma-Delta Modulator
Support 16-/20-/24-Bit Word Lengths
Support 48/96/192 kHz Sample Rates
On-Chip Reference Voltage Buffer
Differential Input for Optimum Performance
3.3 $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ Differential Analog Input Voltage
-96 dB THD+Noise (A-weighted)
112 dB Dynamic Range (A-weighted)
35 mW Typical Power Consumption at 48 kHz
Flexible Serial Data Port
Allows Right-Justified, Left-Justified, and $\mathrm{I}^{2} \mathrm{~S}$
Die Area [ $\mathrm{mm}^{2}$ ]
Analog Core: $2.8 \times 3$
Digital Core: $2.2 \times 3$
Device Control via SPI Compatible Serial Port or Optional Control Pins

## APPLICATIONS

High-end Audio/Video Amplifiers and Receivers
Professional Audio
Mixing Consoles
Musical Instruments
Digital Audio Recorders, Including CD-R, MD,
DVD-R, DAT, HDD
Home Theater Systems
Automotive Audio Systems
Multimedia
Digital Audio Effects Processors

## PRODUCT DESCRIPTION

The NTAD24 is a monolithic 24-bit Audio analog-todigital converter and is optimized for digital audio systems. It provides a wide dynamic range, generating 16-/20-/24-bit values for both left and right inputs in serial form at sample rates up to 192 kHz per channel*. It offers a wide dynamic range, negligible distortion and low thermal and flicker noise.

The NTAD24 uses a third-order multi-bit delta-sigma modulator, followed by selectable decimation filters to support $48 / 96 / 192 \mathrm{kHz}$ output sample rates, highpass filtering, and offset cancellation. Each channel provides 102.4 dB of dynamic range and 88.7 dB SNDR suitable for applications such as digital audio recorders and mixing consoles. The decimation filter response features very low passband ripple (less than 0.0025 dB ) and excellent stop-band attenuation (more than 120 dB ). The NTAD24 operates with 3.3 V analog power supply and 1.8 V digital power supply with $\pm 5 \%$ power supply tolerances. It is housed in a 56-lead QFN Plastic Package and is characterized for operation over the temperature range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

[^0]FUNCTIONAL BLOCK DIAGRAM


AVSS AVDD

## NTAD24-SPECIFICATIONS

This document contains advance information. Specifications and information herein are subject to change without notice.

## TEST CONDITION UNLESS OTHERWISE NOTED

Supply Voltage $\left(\mathrm{AV}_{\mathrm{DD}} / \mathrm{DV}_{\mathrm{DD}}\right) \quad 3.3 / 1.8 \mathrm{~V}$
Ambient Temperature
Input Clock
$25^{\circ} \mathrm{C}$
Input Signal
12.288 MHz

Measurement Bandwidth
Word Length
20 Hz to 22.5 kHz
24 Bits
Master Mode, Data I ${ }^{2}$ S Justified

| Parameter | Min Type Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: |
| ANALOG PERFORMANCE <br> Dynamic Range (A-weighted) Total Harmonic Distortion+Noise (A-weighted) | $\begin{aligned} & 112 \\ & -96 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | 20 Hz to $22.5 \mathrm{kHz}-60 \mathrm{dBFS}$ <br> 20 Hz to $22.5 \mathrm{kHz}-4 \mathrm{dBFS}$ |
| ANALOG INPUT <br> Differential Input Range, p-p (Full Scale) Input Mode Voltage Input Impedance | $\begin{gathered} 6.6 \\ 1.65 \\ 1.3 \\ \hline \end{gathered}$ | Vpp,diff V $\mathrm{k} \Omega$ |  |
| ADC DECIMATION FILTER (48 kHz) <br> Decimation Factor <br> Pass Band <br> Pass-Band ripple <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay | $\begin{array}{cc}  & \begin{array}{c} 128 \\ 21.77 \\ \pm 0.0025 \end{array} \\ 26.23 \\ 120 & \\ & 820 \\ \hline \end{array}$ | kHz <br> dB <br> kHz <br> dB <br> $\mu \mathrm{s}$ |  |
| ADC DECIMATION FILTER ( 92 kHz ) <br> Decimation Factor <br> Pass Band <br> Pass-Band ripple <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay |  64 <br> 43.54 <br> 52.48 <br> 120 <br>  <br>  <br> 0.0025 | kHz <br> dB <br> kHz <br> dB <br> $\mu \mathrm{s}$ |  |
| ADC DECIMATION FILTER ( 192 kHz ) <br> Decimation Factor <br> Pass Band <br> Pass-Band ripple <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay | $\begin{array}{lc}  & 32 \\ & \begin{array}{c} 35.31 \\ \\ \hline 0.0025 \end{array} \\ 78.69 & \\ 120 & \\ & 206 \end{array}$ | kHz <br> dB <br> kHz <br> dB <br> $\mu \mathrm{s}$ |  |
| HIGH-PASS DIGITAL FILTER ( $\mathrm{f}_{\mathrm{S}}=48 \mathrm{kHz}$ ) |  |  |  |
| Cutoff Frequency | 1 | Hz |  |
| HIGH-PASS DIGITAL FILTER ( $\mathrm{f}_{\mathrm{S}}=96 \mathrm{kHz}$ ) |  |  |  |
| Cutoff Frequency | 2 | Hz |  |
| HIGH-PASS DIGITAL FILTER ( $\mathrm{f}_{\text {S }}=192 \mathrm{kHz}$ ) |  |  |  |
| Cutoff Frequency | 4 | Hz |  |
| POWER SUPPLY <br> Supply Voltage (Analog) <br> Supply Voltage (Digital1) <br> Supply Voltage (Digital2) <br> Supply Current (Analog) <br> Supply Current (Digital) | $\begin{aligned} & 3.3 \\ & 1.8 \\ & 3.3 \\ & 10 \\ & 1.1 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathbf{V} \\ \mathbf{V} \\ \mathbf{V} \\ \mathbf{m A} \\ \mathbf{m A} \\ \hline \end{gathered}$ | Used for ESD Protection |

## PIN CONFIGURATION



| Pin <br> No. | Mnemonic | Input/ <br> Output | Description |
| :---: | :---: | :---: | :---: |
| 1 | VSS_D | Power | Ground supply (0V), mixed analog-digital |
| 2 | DEBUG1 | I | Debug mode1 (normal=0, debug mode=1) |
| 3 | DEBUG2 | I | Debug mode2 (normal=0, debug mode=1) |
| 4 | CLK | I/O | Capture clock (output if DEBUG1=0, input if |
| DEBUG1=1) |  |  |  |

This document contains advance information. Specifications and information herein are subject to change without notice.
NikTek Semiconductor Confidential
\(\left.\begin{array}{|c|c|c|c|}\hline \& \& \& low) or slave (pin high) modes <br>

\hline 18 \& DF1 \& I \& Audio serial data output format (refer to Table2)\end{array}\right]\)| I |
| :---: |
| 19 |

This document contains advance information. Specifications and information herein are subject to change without notice

| 54 | VDD_D* | Power | Positive supply (3.3V), mixed analog-digital |
| :---: | :---: | :---: | :---: |
| 55 | NC | - | - |
| 56 | NC | - | - |

Table 1. Mode Selection

| M1 | M0 | Mode Selection |
| :---: | :---: | :---: |
| 0 | 0 | Single speed $\left(\mathbf{f}_{\text {sout }}=\mathbf{4 8} \mathbf{~ K H z}\right)$ |
| 0 | 1 | Double speed $\left(\mathbf{f}_{\text {sout }}=\mathbf{9 6} \mathbf{~ K H z}\right)$ |
| 1 | 0 | Quad speed $\left(f_{\text {sout }}=\mathbf{1 9 2} \mathbf{~ K H z}\right)$ |
| 1 | 1 | reserved |

Table 2. Data Format

| DF1 | DF0 | Data Format |
| :---: | :---: | :---: |
| 0 | 0 | I's (default) |
| 0 | 1 | Left-Justified |
| 1 | 0 | Right-Justified |
| 1 | $\mathbf{1}$ | reserved |

Table 3. SPI (CIN) Control Register

| $\mathbf{1 5 - 1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | WW1 | WW0 | MUR | MUL | M/S | DF1 | DF0 | M1 | M0 | HPE |


| 9 | WW1 | Word Width ( See Table 4) |
| :--- | :--- | :--- |
| 8 | WW0 | Mute Control Right Channel ( $0=$ Disabled (Default); $1=$ Enabled ) |
| 7 | MUR | Mut Control Left Channel ( 0 = Disabled (Default); $1=$ Enabled $)$ |
| 6 | MUL | Mute Cer |
| 5 | M/S | Master/Slave Select ( 0 Master Mode (Default); $1=$ Enabled $)$ |
| 4 | DF1 | Data Format ( See Table 2) |
| 3 | DF0 |  |
| 2 | M1 |  |
| 1 | M0 | Mode Selection ( See Table 1) |
| 0 | HPE | High-Pass Filter Enable ( $0=$ Disabled (Default); $1=$ Enabled $)$ |

Table 4. Word Width

| WW1 | WW0 | Word Width (No. of Bits) |
| :---: | :---: | :---: |
| 0 | 0 | $\mathbf{2 4}$ (Default) |
| 0 | 1 | $\mathbf{2 0}$ |
| 1 | 0 | $\mathbf{1 6}$ |
| $\mathbf{1}$ | 1 | Reserved |

## TERMINOLOGY

## Dynamic Range

The ratio of a full-scale input signal to the integrated input noise in the desired bandwidth ( 20 Hz to 20 kHz ), expressed in decibels (dB). Dynamic range is measured with a -60 dB input signal and is equal to $(\mathrm{S} /[\mathrm{THD}+\mathrm{N}])+60 \mathrm{~dB}$. Note that spurious harmonics are below the noise with a -60 dB input, so the noise level describes the dynamic range.

## Total Harmonic Distortion + Noise

Rms sum of the all spectral components in pass band, excluding the signal power. Expressed in decibles. Measured respect to -8 dBFS here.

## Pass band

The region of the frequency spectrum unaffected by the attenuation of the digital decimation filter

## Pass band Ripple

The peak to peak variation in amplitude response from equal-amplitude input signal frequencies within the pass band, expressed in decibels..

## Stop Band

The region of the frequency spectrum attenuated by the digital decimation filter to the degree specified by the stop-band attenuation.

## Group Delay

The time interval required for an input pulse to appear at the converter's output, expressed in millisecond (ms). More precisely, the derivative of radian phase with respect to radian frequency at a given frequency.

## NTAD24-Typical Performance Characteristics

## FILTER RESPONSES



TCP 1. Sinc Filter Response


TCP 2. First Half-Band Filter Response


TCP 3. Droop Correction Filter Response


TCP 4. Second Half-Band Filter Response


TCP 5. Composite Filter Response


TCP 6. Composite Filter Response (Pass Band Section)

## NTAD24 MEASUREMENTS RESULTS



Figure 1. Output spectrum of the NTAD24 evaluation board for -4 dBFS input signal and 48 kHz sample rate.


Figure 2. Output spectrum of the NTAD24 evaluation board for -4dBFS input signal and 48 kHz sample rate (A-Weighted).


Figure 3. Output spectrum of the NTAD24 evaluation board for - 20 dBFS input signal and 48 kHz sample rate.


Figure 4. Output spectrum of the NTAD24 evaluation board for -20 dBFS input signal and 48 kHz sample rate (A-Weighted).


Figure 5. Output spectrum of the NTAD24 evaluation board for -60dBFS input signal and 48 kHz sample rate.


Figure 6. Output spectrum of the NTAD24 evaluation board for -60 dBFS input signal and 48 kHz sample rate (A-Weighted).


Figure 7. Output spectrum of the NTAD24 evaluation board for -100 dBFS input signal and 48 kHz sample rate.


Figure 8. Noise level of the NTAD24 evaluation board versus the power of the input signal when sample rate is 48 kHz .


Figure 9. Noise level of the NTAD24 evaluation board versus the power of the input signal when sample rate is 48 kHz (A-Weighted).


Figure 10. THD level of the NTAD24 evaluation board versus the power of the input signal when sample rate is 48 kHz .


Figure 11. THD+Noise level of the NTAD24 evaluation board versus the power of the input signal when sample rate is 48 kHz .


Figure 12. THD+Noise level of the NTAD24 evaluation board versus the power of the input signal when sample rate is 48 kHz ( A -Weighted).


Figure 13. SNDR of the NTAD24 evaluation board versus the power of the input signal when sample rate is 48 kHz .


Figure 14. SNDR of the NTAD24 evaluation board versus the power of the input signal when sample rate is 48 kHz (A-Weighted).


Figure 15. Output spectrum of the NTAD24 evaluation board for -4dBFS input signal and 96 kHz sample rate.


Figure 16. Output spectrum of the NTAD24 evaluation board for -4dBFS input signal and 96 kHz sample rate (A-Weighted).


Figure 17. Output spectrum of the NTAD24 evaluation board for -20dBFS input signal and 96 kHz sample rate.


Figure 18. Output spectrum of the NTAD24 evaluation board for -20dBFS input signal and 96 kHz sample rate (A-Weighted).


Figure 19. Output spectrum of the NTAD24 evaluation board for -60dBFS input signal and 96 kHz sample rate.


Figure 20. Output spectrum of the NTAD24 evaluation board for -60dBFS input signal and 96kHz sample rate (A-Weighted).


Figure 21. Output spectrum of the NTAD24 evaluation board for -100 dBFS input signal and 96 kHz sample rate.


Figure 22. Noise level of the NTAD24 evaluation board versus the power of the input signal when sample rate is $96 \mathrm{kHz}(\mathrm{BW}=48 \mathrm{kHz})$.


Figure 23. Noise level of the NTAD24 evaluation board versus the power of the input signal when sample rate is $96 \mathrm{kHz}(A-W e i g h t e d, B W=48 \mathrm{kHz})$.


Figure 24. THD level of the NTAD24 evaluation board versus the power of the input signal when sample rate is $96 \mathrm{kHz}(\mathrm{BW}=48 \mathrm{kHz})$.


Figure 25. THD+Noise level of the NTAD24 evaluation board versus the power of the input signal when sample rate is $96 \mathrm{kHz}(B W=48 \mathrm{kHz})$.


Figure 26. THD+Noise level of the NTAD24 evaluation board versus the power of the input signal when sample rate is 96 kHz (A-Weighted, $\mathrm{BW}=48 \mathrm{kHz}$ ).


Figure 27. SNDR of the NTAD24 evaluation board versus the power of the input signal when sample rate is $96 \mathrm{kHz}(\mathrm{BW}=48 \mathrm{kHz})$.


Figure 28. SNDR of the NTAD24 evaluation board versus the power of the input signal when sample rate is $96 \mathrm{kHz}(\mathrm{A}-$ Weighted, $B W=48 \mathrm{kHz})$.

## FUNCTIONAL DESCRIPTION

Device Architecture
The NTAD24 is a single channel mono ADC featuring multibit sigma-delta topology. The ADC is controlled by a bit-clock (SCLK) and synchronization signal called LRCLK.

## General Overview

The NKDA24 is designed to run with an internal MCLK (MCLK) of 12.288 MHz and a modulator of 6.144 MHz. From this MCLK frequency, sample rates of $48 \mathrm{kHz}, 96 \mathrm{kHz}$, and 192 kHz can be achieved on the channel. Pins M1 and M0 of the NTAD24 as well as Bits M1 and M0 of Control Register determine the sample rates (see Table 1). The internal clock should never be run at a higher frequency but may be reduced to achieve lower sampling rates. The modulator rate scales in proportion with the MCLK scaling.

## OPERATING FEATURES

## SPI Control Register Definitions

The NTAD24's Operating Mode is set by programming a Control Register via an SPI compatible port or via Pins. Table 3 details the format of the NTAD24's Control Word, which is 16 bits wide with 5 reserved Bits (Bits 10 to 15).

## Serial Data Interface

The NTAD24's serial data interface consists of three pins (LRCLK, SCLK, SERIAL_OUTPUT). LRCLK is the framing signal for left and right channel samples and its frequency is equal to sampling frequency ( $\mathrm{f}_{\mathrm{s}}$ ). SCLK is the serial clock used to clock the data samples from the NTAD24 and its frequency is equal to $64 \times f_{s}$ (giving 32 SCLK periods for each of the left and right channels). SERIAL_OUTPUT outputs the left and right channel sample data coincident with the falling edge of SCLK.

The serial data output supports all the popular audio interface standards, such as $I^{2} S$, left-justified (LJ), and right-justified (RJ). The Interface Mode is selected by Pins DF1-DF0 or programming the Bits DF1-DF0 of Control Register (see Table 2).

The data sample width can be selected from 16, 20, and 24 bits by programming Bits WW1-WW0 of Control Register (see Table 4).

## $I^{2} S$ Mode

In $I^{2}$ S Mode, the data is left-justified, MSB first, with the MSB placed in the second SCLK period following the transition of the LRCLK. A high-to-low transition of the LRCLK signifies the beginning of the left channel data transfer, while a low-to-high transition on the LRCLK signifies the beginning of the right channel data transfer (see Figure 10)


Figure TCP 7. I'S Mode

## Left-Justified Timing

In LJ Mode, the data is left-justified, MSB first, with the MSB placed in the first SCLK period following the transition of the LRCLK. A high-to-low transition of the LRCLK signifies the beginning of the right channel data transfer, while a low-to-high transition on the LRCLK signifies the beginning of the left channel data transfer (see Figure 11)


Figure TCP 8. LJ Mode

## Right-Justified Timing

In RJ Mode, the data is right-justified, LSB last, with the LSB placed in the last SCLK period preceding the transition of the LRCLK. A high-to-low transition of the LRCLK signifies the beginning of the right channel data transfer, while a low-to-high transition on the LRCLK signifies the beginning of the left channel data transfer (see Figure 12)


Figure TCP 9. RJ Mode

## TEST METHOD \& CONFIGURATIONS

## General Description

The test is performed using the configuration setup shown in the following figure. In this configuration the NKDA24 EVB ${ }^{1}$ is serving as a low frequency highly linear input signal generator for the NTAD24 EVB. The FPGA Board (Stratix II EP2S60 DSP Development Board) programs the NKDA24 EVB with a NikTek Semiconductor programming code. The digital output data from NTAD24 EVB is captured by means of the FPGA Board. The captured data is transferred to a PC and evaluated using NikTek Semiconductor analysis codes. It should be mentioned that programming of the FPGA Board and data logging is performed by Altera's Quartus® II software.


Figure S1. Test Configuration

## List of Equipments

| Type | Notes |
| :---: | :---: |
| NTAD24 Evaluation Board | The Main Board |
| Stratix II EP2S60 DSP Development | 1) Programming the NTDA24 EVB |
| Board | 2) Capturing the NTAD24 EVB digital output data |
| NKDA24 Evaluation Board | Providing a low frequency, highly linear sinusoidal wave form (DC Test) |
| $+5 \mathrm{~V} \& \pm 15 \mathrm{~V}$ Rechargeable Batteries | Used as clean power supplies for NKDA24 EVB and NTAD12100 EVB |
| 100Msps Oscilloscope + Multimeter | Checking the intermediate signals |
| a) 4-wire SMA Cable | a) Connecting 4-pin headers from FPGA |
| b) 4-wire SMA Cable | board to NKDA24 Evaluation board |
| c) XLR Cable | b) Connecting NTAD24 EVB to FPGA board |
|  | c) Connecting NKDA24 EVB to NTAD24 EVB |

[^1]

Figure S2. The Schematic of the evaluation board


Fig. S3. Top layer of the PCB board.

Mono, 24-Bit, 48/96/192 kHz Multibit $\boldsymbol{\Sigma} \boldsymbol{\Delta}$ ADC


Fig. S4. Bottom layer of the PCB board.



[^0]:    * Although the DSP is designed for stereo audio, the analog is single channel in this prototype chip.

[^1]:    ${ }^{1}$ Evaluation Board

